DefinePK

DefinePK hosts the largest index of Pakistani journals, research articles, news headlines, and videos. It also offers chapter-level book search.

Design of logarithm based floating point multiplication and division on FPGA


Article Information

Title: Design of logarithm based floating point multiplication and division on FPGA

Authors: N. RamyaRani, V. Subbiah, L. Sivakumar

Journal: ARPN Journal of Engineering and Applied Sciences

HEC Recognition History
Category From To
Y 2023-07-01 2024-09-30
Y 2022-07-01 2023-06-30
Y 2021-07-01 2022-06-30
X 2020-07-01 2021-06-30

Publisher: Khyber Medical College, Peshawar

Country: Pakistan

Year: 2016

Volume: 11

Issue: 2

Language: English

Categories

Abstract

Logarithmic number systems (LNS) find many of its applications in the field of multimedia, digital signal processing, scientific computing and artificial neural networks due to logarithm and antilogarithm elementary functions. In this paper, logarithm based single precision floating point arithmetic units are designed based on look-up table method that computes various functions like log, antilog, rounding and exponential terms. This paper is focused in the efficient design of logarithmic floating point multiplication and division. Compared to conventional floating point arithmetic units, this work presents the design by using the same hardware for performing logarithmic operations, antilogarithm, rounding and exponential functions. Hence this work is found to be efficient in terms of area and speed compared to the design of conventional floating point arithmetic designs. Synthesis results were obtained in Xilinx SPARTAN and VIRTEX FPGA devices. Comparative results were presented for conventional floating point arithmetic units and log LUT based arithmetic designs.


Paper summary is not available for this article yet.

Loading PDF...

Loading Statistics...